

## Resolution-based Methods for Linear Temporal Reasoning

- PhD dissertation defense -

#### Martin Suda

Saarbrücken, October 16, 2015

 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 ●OO
 00000
 0000
 000
 000
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 <

## Linear Time Reasoning

reasoning about systems that evolve in time



model = sequence of propositional interpretations, "worlds"

#### Applications

- reactive systems: protocols, hardware circuits, ...
- automated planning
- dynamic authorization policies, ...

## Characteristics

- temporal aspect increases complexity from NP to PSPACE
- exponential model / inductive argument



 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 ●OO
 ○OOO
 ○OO
 ○OO
 ○OO
 ○OO
 ○O
 <t

## Linear Time Reasoning

reasoning about systems that evolve in time



model = sequence of propositional interpretations, "worlds"

#### Applications

- reactive systems: protocols, hardware circuits, ...
- automated planning
- dynamic authorization policies, ...

#### Characteristics

- temporal aspect increases complexity from NP to PSPACE
- exponential model / inductive argument



 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 ●OO
 ○OOO
 ○OO
 ○OO
 ○OO
 ○OO
 ○O
 <t

## Linear Time Reasoning

reasoning about systems that evolve in time



model = sequence of propositional interpretations, "worlds"

#### Applications

- reactive systems: protocols, hardware circuits, ...
- automated planning
- dynamic authorization policies, ...

#### Characteristics

- temporal aspect increases complexity from NP to PSPACE
- exponential model / inductive argument



 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 0●0
 00000
 000
 000
 00
 0
 0

## **Resolution-based Methods**

resolution [Davis and Putnam, 1960]

$$\mathcal{I}\frac{C \vee a \quad D \vee \neg a}{C \vee D}$$

- superposition [Bachmair and Ganzinger, 1990, 1994]
  - equality rule + completeness argument
  - nice theoretical properties
  - foundation for successful implementations
- modern SAT solving
  - DPLL [Davis et al., 1962]
  - CDCL [Marques-Silva and Sakallah, 1999]
  - backtrack search + implicit resolution





## Five Main Contribution Areas

- LPSup: calculus for Linear Temporal Logic (LTL)
- LS4: algorithm for LTL satisfiability based on SAT
- VCE: preprocessing method for LTL clause normal forms
- applied ideas to hardware verification
- further progressed to automated planning



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	•0000	0000	000	000	00	

## Linear Temporal Logic

- propositional logic + temporal operators:
  - next: ⊖,
  - always: □,
  - − eventually: ◊
  - ...

#### As a specification language

 $\Box(\textit{sent} \rightarrow \Diamond \textit{delivered}) \land \Box(\textit{delivered} \rightarrow \bigcirc \textit{read})$ 

## Why prove LTL theorems?

- debugging specifications
- synthesis: precondition to realizability



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	•0000	0000	000	000	00	

## Linear Temporal Logic

- propositional logic + temporal operators:
  - next: ⊖,
  - always: □,
  - − eventually: ◊
  - ...

## As a specification language

 $\Box(\textit{sent} \rightarrow \Diamond \textit{delivered}) \land \Box(\textit{delivered} \rightarrow \bigcirc \textit{read})$ 

## Why prove LTL theorems?

- debugging specifications
- synthesis: precondition to realizability



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	•0000	0000	000	000	00	

## Linear Temporal Logic

- propositional logic + temporal operators:
  - next: ⊖,
  - always: □,
  - − eventually: ◊
  - ...

## As a specification language

 $\Box(\textit{sent} \rightarrow \Diamond \textit{delivered}) \land \Box(\textit{delivered} \rightarrow \bigcirc \textit{read})$ 

## Why prove LTL theorems?

- debugging specifications
- synthesis: precondition to realizability





## LPSup: Labeled Superposition for LTL

- adapted superposition to deal with linear time
- new calculus LPSup
- inherits desired properties
  - ordering restrictions
  - completeness justifies abstract redundancy
  - backtrack-free model building

#### Main challenges

- appropriate clausal normal form
- keeping track of temporal dependencies
- detecting ultimately UNSAT instances

#### [Suda and Weidenbach, LPAR 2012]





## LPSup: Labeled Superposition for LTL

- adapted superposition to deal with linear time
- new calculus LPSup
- inherits desired properties
  - ordering restrictions
  - completeness justifies abstract redundancy
  - backtrack-free model building

## Main challenges

- appropriate clausal normal form
- keeping track of temporal dependencies
- detecting ultimately UNSAT instances

#### [Suda and Weidenbach, LPAR 2012]



## Introduction LPSup LS4 VCE Hardware Verification Automated Planning Conclusion 000 00000 0000 000 000 <t

## LTL Clause Normal Forms

- SNF [Fisher 1991]
- TST: Initial clauses I, step clauses T, and goal clauses G

$$\left(\bigwedge_{C_i \in I} C_i\right) \land \Box \left(\bigwedge_{C_t \lor D'_t \in T} (C_t \lor \bigcirc D_t)\right) \land \Box \diamondsuit \left(\bigwedge_{C_g \in G} C_g\right)$$





 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 000
 00000
 0000
 000
 000
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 <t

## LTL Clause Normal Forms

- SNF [Fisher 1991]
- TST: Initial clauses I, step clauses T, and goal clauses G

$$\left(\bigwedge_{C_i \in I} C_i\right) \land \Box \left(\bigwedge_{C_t \lor D'_t \in T} (C_t \lor \bigcirc D_t)\right) \land \Box \diamondsuit \left(\bigwedge_{C_g \in G} C_g\right)$$

# Semantics in a picture $\Sigma_0$ $\Sigma_1$ $\Sigma_2$ $\cdots$ Image: Constraint of the second seco



 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 000
 00000
 0000
 000
 000
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 <

## LTL Clause Normal Forms

- SNF [Fisher 1991]
- TST: Initial clauses I, step clauses T, and goal clauses G

$$\left(\bigwedge_{C_i \in I} C_i\right) \land \Box \left(\bigwedge_{C_t \lor D'_t \in T} (C_t \lor \bigcirc D_t)\right) \land \Box \diamondsuit \left(\bigwedge_{C_g \in G} C_g\right)$$

#### Semantics in a picture



 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 000
 00000
 0000
 000
 000
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 <t

## LTL Clause Normal Forms

- SNF [Fisher 1991]
- TST: Initial clauses I, step clauses T, and goal clauses G

$$\left(\bigwedge_{C_i \in I} C_i\right) \land \Box \left(\bigwedge_{C_t \lor D'_t \in T} (C_t \lor \bigcirc D_t)\right) \land \Box \diamondsuit \left(\bigwedge_{C_g \in G} C_g\right)$$

#### Semantics in a picture



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## Idea of Labels

- cast to standard propositional satisfiability
  - infinitely many copies
  - infinitely many configurations
- finitely represent using labels
- uniformly lifted in labeled inferences

## Labeled resolution inference

$$\mathcal{I}\frac{L_1 \parallel C \lor a \qquad L_2 \parallel D \lor \neg a}{(L_1 \sqcap L_2) \parallel C \lor D}$$

L<sub>1</sub> and L<sub>2</sub> merged to express intersection of the temporal contexts



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## Idea of Labels

- cast to standard propositional satisfiability
  - infinitely many copies
  - infinitely many configurations
- finitely represent using labels
- uniformly lifted in labeled inferences

## Labeled resolution inference

$$\mathcal{I}\frac{L_1 \parallel C \lor a \qquad L_2 \parallel D \lor \neg a}{(L_1 \sqcap L_2) \parallel C \lor D}$$

L<sub>1</sub> and L<sub>2</sub> merged to express intersection of the temporal contexts



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## To Make it Complete

- several kinds of empty clauses
- potentially infinite derivations
- special saturation strategy
- repetition detection and derivation replaying argument

#### "Structural" inference Leap

$$\mathcal{I} \frac{\{(b, u+i \cdot v) \mid | C\}_{i \in \mathbb{N}} \text{ derivable from } N}{(b, u-v) \mid | C}$$

where  $u \ge v > 0$  are integers and *C* is an arbitrary standard clause

Leap eliminates worlds that cannot reach themselves



 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 000
 0000●
 0000
 000
 000
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 <

## To Make it Complete

- several kinds of empty clauses
- potentially infinite derivations
- special saturation strategy
- repetition detection and derivation replaying argument

#### "Structural" inference Leap

$$\mathcal{I}\frac{\{(b, u+i \cdot v) \mid\mid C\}_{i \in \mathbb{N}} \text{ derivable from } N}{(b, u-v) \mid\mid C}$$

where  $u \ge v > 0$  are integers and *C* is an arbitrary standard clause

#### Leap eliminates worlds that cannot reach themselves





## SAT Solver Instead of Saturation

- connection between superposition and CDCL [Weidenbach]
- model-guidance idea:
  - build a partial model on the fly
  - derive clauses only to resolve conflicts during model construction

#### LS4: a new algorithm for LTL satisfiability based on SAT

- maintains connection to LPSup on macro-level
- efficient SAT solver as a black-box on micro-level
- one of the strongest LTL solvers

#### [Suda and Weidenbach, IJCAR 2012]





## SAT Solver Instead of Saturation

- connection between superposition and CDCL [Weidenbach]
- model-guidance idea:
  - build a partial model on the fly
  - derive clauses only to resolve conflicts during model construction

## LS4: a new algorithm for LTL satisfiability based on SAT

- maintains connection to LPSup on macro-level
- efficient SAT solver as a black-box on micro-level
- one of the strongest LTL solvers

#### [Suda and Weidenbach, IJCAR 2012]



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## LS4 – Algorithm

#### eager forward model construction

- model repetition check
- clauses learned backward when the "extension" fails
- clause layer repetition check

#### Used technology

- SAT solving under assumptions
- marking literals



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## LS4 – Algorithm

#### eager forward model construction

- model repetition check
- clauses learned backward when the "extension" fails
- clause layer repetition check

#### Used technology

- SAT solving under assumptions
- marking literals



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## LS4 – Implementation

- approx 1k LOC of C++
- MiniSat 2.2 inside
- publicly available source

#### Success stories

LTL backend in the TLA+ prover

- HWMCC'14 liveness track
  - 5 unique solutions
- one of the best publicly available LTL provers
  - standard LTL benchmark suite [Schuppan and Darmawan, 2011]



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## LS4 – Implementation

- approx 1k LOC of C++
- MiniSat 2.2 inside
- publicly available source

#### Success stories

- LTL backend in the TLA+ prover
- HWMCC'14 liveness track
  - 5 unique solutions
- one of the best publicly available LTL provers
  - standard LTL benchmark suite [Schuppan and Darmawan, 2011]



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## **Experimental Comparison**







## Variable and Clause Elimination

- useful preprocessing technique
  - simplify clausal input before solving
  - removes inefficiencies of a normal form transformation
- originally from SAT [Eén and Biere, 2005]

#### VCE: Variable and clause elimination for LTL

- adapted variable and clause elimination to LTL
- extend version of labeled clauses
- implementation prototype
  - shown practically effective

#### [Suda, MACIS 2013] ([Suda, MCS 2015])



 Introduction
 LPSup
 LS4
 VCE
 Hardware Verification
 Automated Planning
 Conclusion

 000
 00000
 000
 000
 00
 00
 0

## Variable and Clause Elimination

- useful preprocessing technique
  - simplify clausal input before solving
  - removes inefficiencies of a normal form transformation
- originally from SAT [Eén and Biere, 2005]

## VCE: Variable and clause elimination for LTL

- adapted variable and clause elimination to LTL
- extend version of labeled clauses
- implementation prototype
  - shown practically effective

#### [Suda, MACIS 2013] ([Suda, MCS 2015])





## Variable Elimination Details

clause distribution rule

$$N_{p}\otimes N_{\neg p}=\{(C\vee D)\mid (C\vee p)\in N_{p}, (D\vee \neg p)\in N_{\neg p}\}$$

## Adapting to LTL

- Iabels from LPSup extended
- theorem: finitely many "exotic" clauses can be ignored
- some inherent limitations (due to expressiveness)





## Variable Elimination Details

clause distribution rule

$$N_p \otimes N_{\neg p} = \{(C \lor D) \mid (C \lor p) \in N_p, (D \lor \neg p) \in N_{\neg p}\}$$

## Adapting to LTL

- Iabels from LPSup extended
- theorem: finitely many "exotic" clauses can be ignored
- some inherent limitations (due to expressiveness)





## Variable Elimination Details

clause distribution rule

$$N_p \otimes N_{\neg p} = \{(C \lor D) \mid (C \lor p) \in N_p, (D \lor \neg p) \in N_{\neg p}\}$$

## Adapting to LTL

- Iabels from LPSup extended
- theorem: finitely many "exotic" clauses can be ignored
- some inherent limitations (due to expressiveness)



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## Experiment

#### Prototype implementation

- reuse MiniSat's simplification loop
- emulate labels by marking literals
- results on the standard LTL benchmark suite
  - eliminated 39% of the variables (7% original, 32% auxiliary)
  - eliminated 32% of clauses
  - both LS4 and trp++ solved more problems and faster on average

#### Further potential

- exploit the theory in full
- lift other preprocessing techniques
  - blocked clause elimination [Järvisalo et al., 2010]



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## Experiment

#### Prototype implementation

- reuse MiniSat's simplification loop
- emulate labels by marking literals
- results on the standard LTL benchmark suite
  - eliminated 39% of the variables (7% original, 32% auxiliary)
  - eliminated 32% of clauses
  - both LS4 and trp++ solved more problems and faster on average

#### Further potential

- exploit the theory in full
- lift other preprocessing techniques
  - blocked clause elimination [Järvisalo et al., 2010]





## Hardware Verification

important part of standard industrial workflows

## Example sequential circuit

$$i \xrightarrow{\text{AND}} o$$

$$l \xrightarrow{\text{XOR}} l'$$

$$o \leftarrow l \land i$$

$$l' \leftarrow l \oplus i$$

temporal aspect from modeling registers

#### Verification of invariance and reachability

$$\left(\bigwedge_{C_t \in I} C_i\right) \land \Box \left(\bigwedge_{C_t \lor D'_t \in T} (C_t \lor \bigcirc D_t)\right) \land \varnothing \diamondsuit \left(\bigwedge_{C_g \in G} C_g \in G\right)$$





## Hardware Verification

important part of standard industrial workflows

## Example sequential circuit

$$i \xrightarrow{\text{AND}} o$$

$$l \xrightarrow{\text{XOR}} l'$$

$$o \leftarrow l \land i$$

$$l' \leftarrow l \oplus i$$

temporal aspect from modeling registers

## Verification of invariance and reachability

$$\bigwedge_{C_i \in I} \boldsymbol{C}_i \end{pmatrix} \land \Box \left( \bigwedge_{C_t \lor D'_t \in T} (\boldsymbol{C}_t \lor \bigcirc \boldsymbol{D}_t) \right) \land \varnothing \diamondsuit \left( \bigwedge_{\boldsymbol{C}_g \in \boldsymbol{G}} \boldsymbol{C}_g \right)$$





## Hardware Verification

important part of standard industrial workflows

## Example sequential circuit

$$i \xrightarrow{\text{AND}} o$$

$$l \xrightarrow{\text{XOR}} l'$$

$$o \leftarrow l \land i$$

$$l' \leftarrow l \oplus i$$

temporal aspect from modeling registers

## Verification of invariance and reachability

$$\left(\bigwedge_{C_{i}} C_{i}\right) \land \Box \left(\bigwedge_{C_{t} \lor D_{t}' \in T} (C_{t} \lor \bigcirc D_{t})\right) \land \diamondsuit \left(\bigwedge_{C_{g} \in G} C_{g}\right)$$



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## Transfer Ideas to Hardware Verification

#### Reach

- new algorithm for verifying invariance
- LS4 specialized to reachability
- adapted to finite path semantics

#### Related work from hardware verification

- Bounded model checking [Biere et al., 1999]
  - Reach explores the same unrolling
- Interpolation-based model checking [McMillan, 2003]
  - clause layers in Reach are interpolants
- Property Directed Reachability [Bradley, 2011], [Eén et al., 2011]
   where is the difference?



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## Transfer Ideas to Hardware Verification

#### Reach

- new algorithm for verifying invariance
- LS4 specialized to reachability
- adapted to finite path semantics

#### Related work from hardware verification

- Bounded model checking [Biere et al., 1999]
  - Reach explores the same unrolling
- Interpolation-based model checking [McMillan, 2003]
  - clause layers in Reach are interpolants
- Property Directed Reachability [Bradley, 2011], [Eén et al., 2011]
  - where is the difference?



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## From Reach to Property Directed Reachability

- small conceptual change
  - monotone layers
- three independent enhancements
  - obligation rescheduling
  - clause propagation
  - explicit (inductive) minimization

#### Extensive experimental evaluation

- each enhancement independently
- various criteria: search direction, problem status

## Triggered clause pushing

- new technique for improving PDR's clause propagation phase
- especially useful in the multi-property setting



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## From Reach to Property Directed Reachability

- small conceptual change
  - monotone layers
- three independent enhancements
  - obligation rescheduling
  - clause propagation
  - explicit (inductive) minimization

## Extensive experimental evaluation

- each enhancement independently
- various criteria: search direction, problem status

#### Triggered clause pushing

- new technique for improving PDR's clause propagation phase
- especially useful in the multi-property setting



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	

## From Reach to Property Directed Reachability

- small conceptual change
  - monotone layers
- three independent enhancements
  - obligation rescheduling
  - clause propagation
  - explicit (inductive) minimization

## Extensive experimental evaluation

- each enhancement independently
- various criteria: search direction, problem status

## Triggered clause pushing

- new technique for improving PDR's clause propagation phase
- especially useful in the multi-property setting





## Automated Planning

- classical branch of artificial intelligence
- given a formal description of a world + set of available actions look for a sequence of actions that achieve a specified goal



#### Industrial applications

intelligent agents, autonomous robots, logistics, ...





## Automated Planning

- classical branch of artificial intelligence
- given a formal description of a world + set of available actions look for a sequence of actions that achieve a specified goal



#### Industrial applications

intelligent agents, autonomous robots, logistics, ...





## Automated Planning

- classical branch of artificial intelligence
- given a formal description of a world + set of available actions look for a sequence of actions that achieve a specified goal



#### Industrial applications

intelligent agents, autonomous robots, logistics, ...





## Property Directed Reachability for Automated Planning

- 1) via encodings from "Planning as SAT" [Kautz and Selman, 1992]
- 2) without a SAT solver
  - planning-specific procedure replaces the SAT calls
  - polynomial time upper bound on a single call
  - improvements beyond standard PDR

## pdrPlan

- new planner based on 2)
- highly competitive for satisficing planning
- supports also: optimal planning, unsolvability detection

[Suda, JAIR 2014]



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	•

## Conclusion

#### Summary

- Three resolution-based methods:
  - superposition (LPSup)
  - SAT solving (LS4)
  - clause distribution (VCE)

#### Three application domains:

- LTL proving
- hardware verification
- automated planning

#### Future work

possible to extend beyond propositional logic

– EPR, theories, ...



Introduction	LPSup	LS4	VCE	Hardware Verification	Automated Planning	Conclusion
000	00000	0000	000	000	00	•

## Conclusion

#### Summary

- Three resolution-based methods:
  - superposition (LPSup)
  - SAT solving (LS4)
  - clause distribution (VCE)

#### Three application domains:

- LTL proving
- hardware verification
- automated planning

#### Future work

- possible to extend beyond propositional logic
  - EPR, theories, ...

