Microcontroller Programming

Atmel ATmega8/128/328





Task 1

Find and download:

- AVR instruction set manual
- ATmega328PB datasheet
- XPlained-MINI datasheet

and follow me







ATmega8



5









Memories



- In-system reprogrammable Flash Program Memory
- SRAM Data Memory
- EEPROM Data Memory



Memory Model

- 3 address spaces
 - Program Flash
 - Register File + Data SRAM + I/O
 - EEPROM



Memory – Program flash

- Instructions 16/32 bits
- ATmega8:
 - Program Counter 12bit
 ⇒ memory 4K x 16bit
- ATmega128:
 - Program Counter 16bit
 ⇒ memory 64K x 16bit
- ATmega168/328:
 - Program Counter 13/14bit
 ⇒ memory 8/16K x 16bit





Memory – SRAM

- Direct
- Indirect
- Indirect with Displacement
- Indirect with Pre-decrement
- Indirect with Post-increment

ATmega8:

Register File	Data Address Space
R0	\$0000
R1	\$0001
R2	\$0002
R29	\$001D
R30	\$001E
R31	\$001F
I/O Registers	
\$00	\$0020
\$01	\$0021
\$02	\$0022
\$3D	\$005D
\$3E	\$005E
\$3F	\$005F
	Internal SRAM

\$0060 \$0061 ... \$045E \$045F



Memory – SRAM

- Direct
- Indirect
- Indirect with Displacement
- Indirect with Pre-decrement
- Indirect with Post-increment

ATmega128:





Memory – SRAM

- Direct
- Indirect
- Indirect with Displacement
- Indirect with Pre-decrement
- Indirect with Post-increment

ATmega88/168/328:





Memory – EEPROM

- ATmega8: 512B
- ATmega128: 4kB
- ATmega168: 512B
- ATmega328: 1kB
- Accessed as other peripherals
 - EEARH/L, EEDR, EECR
 - longer access time (write 8.5ms, read 4 clock cycles)

I/O Space



- control and access to all peripherals
- IN, OUT transfer between GPR and I/O registers
- ATmega8: 64 x 8bit
- ATmega128:

Address	Name	BIt 7	Bit 6	Bit 6	Bit 4	Bit S	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	1	т	н	s	v	N	z	с	9
x3E (0x5E)	SPH	-	-	-	-	-	SP10	SP9	SP8	11
x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	8P2	SP1	SP0	11
3C (0x5C)	Reserved									
38 (0x5B)	GICR	INT1	INTO	-	-	-	-	IVSEL	IVCE	47,65
3A.(0x5A)	GIFR	INTF1	INTEO	-	-	-	-	-	-	66
39 (0x59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE18	TOIE1	-	TOIED	70, 100, 120
(38 (0:58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOVO	71, 101, 120
x37 (UIS7)	TWCD	TANK	TAKEA	TAISTA	TAURTO	BLBSET	TWEN	PGENS	SPMEN	210
(35 (0x55)	MCLKR	SE	SM2	8M1	8M0	19010	18010	18001	1900	31.64
(34 (0):54)	MCUCSR	-	-	-	-	WORF	BORF	EXTRF	PORF	39
33 (0x53)	TCCR0	-	-	-	-	-	C802	C801	CS00	70
32 (0±52)	TCNT0				Timer/Cou	nter0 (8 Bits)	•			70
31 (0:51)	OSOCAL				Oscillator Cali	ibration Register				29
30 (0x50)	SFIOR	-	-	-	-	ACME	PUD	PSR2	PSR10	58, 73, 121, 190
2F (0x4F)	TOCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	95
2E (0x4E)	TOCR18	ICNC1	ICES1	-	WGM13	WGM12	CS12	C811	CS10	98
2D (0x4D)	TONT1H TONT1U			Tim	enCounter1 - Co	unter Register He	yn cyte			99
IC (UK4C)	TONTIL			TimesiCa	encounter1 - Co	umer Kegister Lo	w byte			99
2B (UK4B)	OCRIAH			Timer#Co	unteri - Output C	Compare Register	Algebye			99
29 (0x49)	OCR18H			TimerCo	unter1 - Output C	ompare Register	B High byte			99
2B (Qx48)	OCR1BL			Timer/Co	unter1 - Output C	Compare Register	BLowbyte			99
27 (0x47)	ICR1H			TimerA	Counter1 - Input	Capture Register	High byte			100
26 (0x46)	ICR1L			Timed	Counter1 - Input	Capture Register	Low byte			100
25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	C822	C821	CS20	115
14 (Ox44)	TCNT2				Timer/Cou	nter2 (8 Bits)				117
3 (0x43)	OCR2			T	mer/Counter2 Out	put Compare Re	gister			117
2 (0x42)	ASSR	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	117
1 (0x41)	WDTCR	-	-	-	WDCE	WCE	WDP2	WDP1	WDP0	41
¹⁾ (0x40) ⁽¹⁾	USHNH	URSEL	-	-	-	1000	UBN	N[11.8]	1000	150
E (Dy3E)	FEARH	URGEL	UNISEL	OPMI	UPW0	0365	00321	00320	FEADS	100
E (0x3E)	EEARL	EEAR7	EEARS	EEAR5	EEAR4	EEARS	EEAR2	EEAR1	EEAR0	18
D (0x3D)	EEDR				EEPROM	Deta Register				18
1C (0x3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	18
1B (0x3B)	Reserved									
:1A (0x3A)	Reserved	1								
c19 (0x39)	Reserved									
(18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	63
17 (0x37)	DORB	DOB7	DOB5	DOB5	DOE4	DDB3	DDB2	DDB1	DOBO	63
16 (UK36)	PINB	PINB/	PINES	PINES	PIN84	PINBS	PINE2	PINB1	PINEO	63
15 (UK35) 14 (0-94)	PORIC	-	PORTOS	PORTOS	PORTC4	PORTC3	PORTC2	PORICI	PORICO	63
13 (0+33)	PINC	-	PINCS	PINC5	PINCA	PINC3	PINC2	PINC1	PINCO	63
12 (0x32)	PORTD	PORTD7	PORTDB	PORTDS	PORTD4	PORTDS	PORTD2	PORTD1	PORTDO	63
(11 (0x31)	DORD	DD07	DDD6	DDD6	DDD4	DDD3	D002	DDD1	DOD0	63
10 (0x30)	PIND	PIND7	PIND6	PIND6	PIND4	PIND3	PIND2	PIND1	PINDO	63
0F (0x2F)	SPDR				SPI Dat	ta Register				128
0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	128
0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	126
0C (0x2C)	UDR				USART I/O	Data Register				150
0B (0x2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	151
UA (062A)	UCSNB	RACIE	TAGE	UDHIE	HOLEN HOLEN	TAEN to Depictor Law?	00822	10488	1788	102
08 (0x29)	ACSP.	ACD	4080	400	ACI ACI	ACIE	4010	ACIES	AC190	100
d07 (0x27)	ADMUX	REFS1	REFSO	ADLAR	-	MUX3	MUX2	MUX1	ML00	202
(0s (0x26)	ADCSRA	ADEN	ADSC	ADER	ADIF	ADIE	ADPS2	ADPS1	ADPSO	204
05 (0x25)	ADCH		1000		ADC Data Re	gister High byte	1.601.008	1101 01		205
604 (0x24)	ADCL				ADC Data Re	gister Low byte				205
.03 (0x23)	TWDR			. 1	wo-wire Serial Inf	erface Data Reg	ister			170
02 (0+22)	TWAR	TWAS	TWAS	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	170
					704004					
d1 (0x21)	TWSR	TWS7	1W88	TW95	1W54	TW83	-	TWP81	TWPSD	170



GPRF General Purpose Register File

32 x 8bit Combinations: 1x8 out 1x8 in 2x8 out 1x8 in 2x8 out 1x16 in 1x16 out1x16 in

1	0	Addr.
R0		0x00
R1		0x01
R2		0x02
R13		0x0D
R14		0x0E
R15		0x0F
R16		0x10
R17		0x11
R26		0x1A
R27		0x1B
R28		0x1C
R29		0x1D
R30		0x1E
R31		0x1F

X-register Low Byte X-register High Byte Y-register Low Byte Y-register High Byte Z-register Low Byte Z-register High Byte

X,Y,Z: displacement, increment, decrement



MCU Control and Status Register

MCU	CSR ₇	6	5	4	3	2	1	0
	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF
	R/W	R	R	R/W	R/W	R/W	R/W	R/W
	0	0	0					

- JTD JTAG Interface Disable (not on 48/88/168/328)
- JTRF JTAG Reset Flag (not on 48/88/168/328)
- WDRF Watchdog Reset Flag
- BORF Brown-out Reset Flag
- EXTRF External Reset Flag
- PORF Power-on Reset Flag



ALU – Status Register

_	7	6	5	4	3	2	1	0	
SREG	I	Т	Н	S	V	Ν	Z	С	
-	R/W								
	0	0	0	0	0	0	0	0	

- I Global Interrupt Enable
- T Bit Copy Storage
- H Half-Carry
- S Sign
- V Two's Complement Overflow
- N Negative
- Z Zero
- C Carry



Stack – ATmega8/128 and many others

	7	6	5	4	3	2	1	0
SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8
SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0



Stack – ATmega48/88/168/328

	7	6	5	4	3	2	1	0
SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8
SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
	R/W							
	R/W							
	RAMEND							
	RAMEND							

27. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	I	Т	н	S	V	N	Z	С	8
0x3E (0x5E)	SPH	-	-	-	-	-	SP10	SP9	SP8	11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C (0x5C)	Reserved									
0x3B (0x5B)	GICR	INT1	INTO	-	-	-	-	IVSEL	IVCE	48, 68
0x3A (0x5A)	GIFR	INTF1	INTFO	-	-	-	-	-	-	69
0x39 (0x59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	73, 104, 124
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOVI	-	TOVO	74, 104, 104
0x37 (0x57)	TAKER	TAINT	TAVEA	TANTA	TAISTO	BLBSET	TOVEN	PGERS	5PMEN TRAIE	224
0x35 (0x55)	MCUCR	SE	SM2	SM1	SMO	ISC11	ISC10	15001	ISCOD	36.67
0x34 (0x54)	MCUCSR	-	-	-	-	WDRE	BORE	EXTRE	PORE	43
0x33 (0x53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00	73
0x32 (0x52)	TCNT0				Timer/Cou	nter0 (8 Bits)				73
0x31 (0x51)	OSCCAL				Oscillator Cal	ibration Register				31
0x30 (0x50)	SFIOR	-	-	-	-	ACME	PUD	PSR2	PSR10	57, 77, 125, 196
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	99
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	101
0x2D (0x4D)	TCNT1H			Tim	er/Counter1 – Co	unter Register Hig	gh byte			102
0x2C (0x4C)	TCNT1L			Tim	er/Counter1 – Co	unter Register Lo	w byte			102
0x2B (0x4B)	OCR1AH			Timer/Co	unter1 – Output C	ompare Register	A High byte			103
0x2A (0x4A)	OCR1AL			Timer/Co	unter1 - Output C	Compare Register	A Low byte			103
0x29 (0x49)	OCR1BH			Timer/Co	unter1 – Output C	compare Register	Blaubute			103
0x28 (0x48)	JCR1BL			Timer/Co	Counter1 - Output C	Conture Register	B Low byte			103
0x27 (0x47)				Timer/	Counter1 - Input	Capture Register	High byte			103
0x25(0x45)	TCCR2	EOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	103
0x24 (0x44)	TCNT2	1002	VVGIVI20	001121	Timer/Cou	inter2 (8 Bits)	0022	0021	0020	123
0x23 (0x43)	OCR2		123							
0x22 (0x42)	ASSR	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	123
0x21 (0x41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	43
0.00(1)(0.40)(1)	UBRRH	URSEL	-	-	-		UBR	R[11:8]		160
0x20(**(0x40)***	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	159
0x1F (0x3F)	EEARH	-	-	-	-	-	-	-	EEAR8	19
0x1E (0x3E)	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	19
0x1D (0x3D)	EEDR				EEPROM	Data Register				19
0x1C (0x3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	19
0x1B (0x3B)	Reserved	-								
0x1A (0x3A)	Reserved	-								
0x19(0x39)	POPTR	POPTR7	POPTRA	POPTRS	POPTRA	POPTR3	POPTR2	POPTR1	POPTRO	65
0x17 (0x37)	DDBB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	65
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	65
0x15 (0x35)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65
0x14 (0x34)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65
0x13 (0x33)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
0x11(0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	66
0x0F (0x2F)	SPDR				SPI Da	ta Register				135
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	134
0x0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	133
0x0C (0x2C)	UDR	DYC	TYO	UDDE	USART I/O	Data Register	DE	1107	MDOM	155
0x0B (0x2B)	LICSPR	RXCIE	TXCIE	UDRIE	RXEN		LICS72	RXBS	TX BS	157
0x09 (0x29)	UBBBI	INCOL	TAOLE	OUNIE	USART Baud Ra	te Register Low h	vte	I ADO	17.00	160
0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	196
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	208
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2	ADPS1	ADPS0	209
0x05 (0x25)	ADCH				ADC Data Re	gister High byte				210
0x04 (0x24)	ADCL				ADC Data Re	egister Low byte				210
0x03 (0x23)	TWDR			Т	wo-wire Serial In	terface Data Regi	ister			193
0x02 (0x22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	194
0x01 (0x21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	193
0x00 (0x20)	TWBR		191							



27. Register Summary ATmega8

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page		
0x3F (0x5F)	SREG	I	Т	н	S	V	N	Z	С	8		
0x3E (0x5E)	SPH	-	-	-	-	-	SP10	SP9	SP8	11		
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11		
0x3C (0x5C)	Reserved											
0x3B (0x5B)	GICR	INT1	INT0	-	-	-	-	IVSEL	IVCE	48, 68		
0x3A (0x5A)	GIFR	INTF1	INTF0	_	_	_	-	-	-	69		
0x39 (0x59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	73, 104, 124		
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	74, 104, 104		
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	224		
0x36 (0x56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	191		
0x35 (0x55)	MCUCR	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	36, 67		
0x34 (0x54)	MCUCSR	-	-	-	-	WDRF	BORF	EXTRF	PORF	43		
0x33 (0x53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00	73		
0x32 (0x52)	TCNT0				Timer/Cou	nter0 (8 Bits)				73		
0x31 (0x51)	OSCCAL				Oscillator Cali	bration Register			_	31		
0x30 (0x50)	SFIOR	-	-	-	_	ACME	PUD	PSR2	PSR10	57, 77, 125, 196		
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	99		
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	101		
0x2D (0x4D)	TCNT1H		Timer/Counter1 – Counter Register High byte									
0x2C (0x4C)	TCNT1L			Time	er/Counter1 – Co	unter Register Lo	w byte			102		
0x2B (0x4B)	OCR1AH			Timer/Cou	unter1 – Output C	ompare Register	A High byte			103		
0x2A (0x4A)	OCR1AL			Timer/Co	unter1 – Output C	compare Register	A Low byte			103		
0x29 (0x49)	OCR1BH			Timer/Cou	unter1 – Output C	ompare Register	B High byte			103		
0x28 (0x48)	OCR1BL			Timer/Co	unter1 – Output C	compare Register	B Low byte			103		
0x27 (0x47)	ICR1H			Timer/0	Counter1 – Input (Capture Register	High byte			103		
0x26 (0x46)	ICR1L			Timer/0	Counter1 - Input	Capture Register	Low byte			103		
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	121		
0x24 (0x44)	TCNT2				Timer/Cou	nter2 (8 Bits)				123		
0x23 (0x43)	OCR2			Tin	ner/Counter2 Out	put Compare Re	gister		_	123		
0x22 (0x42)	ASSR	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	123		
0x21 (0x41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	43		
0.00(1)(0.40)(1)	UBRRH	URSEL	-	-	-		UBR	R[11:8]		160		
0x20 ⁽¹⁾ (0x40) ⁽¹⁾	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	159		
0x1F (0x3F)	EEARH	-	-	-	-	-	-	-	EEAR8	19		
0x1E (0x3E)	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	19		
0x1D (0x3D)	EEDR				EEPROM	Data Register				19		
0x1C(0x3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	19		
0x1B (0x3B)	Reserved											
0x1A (0x3A)	Reserved											

0x2C (0x4C)	TCNT1L			Timer/Counter1 – Counter Register Low byte										
0x2B (0x4B)	OCR1AH			Timer/Co	unter1 – Output C	ompare Register	A High byte			103				
0x2A (0x4A)	OCR1AL			Timer/Co	unter1 – Output C	compare Register	A Low byte			103				
0x29 (0x49)	OCR1BH			Timer/Co	unter1 – Output C	ompare Register	B High byte			103				
0x28 (0x48)	OCR1BL			Timer/Co	unter1 – Output C	compare Register	B Low byte			103				
0x27 (0x47)	ICR1H			Timer/	Counter1 – Input (Capture Register	High byte			103				
0x26 (0x46)	ICR1L			Timer/	Counter1 - Input	Capture Register	Low byte			103				
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	121				
0x24 (0x44)	TCNT2				Timer/Cou	nter2 (8 Bits)				123				
0x23 (0x43)	OCR2			Tir	mer/Counter2 Out	put Compare Reç	gister			123				
0x22 (0x42)	ASSR	-	_	_	-	AS2	TCN2UB	OCR2UB	TCR2UB	123				
0x21 (0x41)	WDTCR	-	_	-	WDCE	WDE	WDP2	WDP1	WDP0	43				
0-00(1) (0-40)(1)	UBRRH	URSEL	-	-	-		UBR	R[11:8]		160				
0x20 ⁽⁴⁰⁾	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	159				
0x1F (0x3F)	EEARH	-	-	-	-	-	-	-	EEAR8	19				
0x1E (0x3E)	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	19				
0x1D (0x3D)	EEDR				EEPROM	Data Register				19				
0x1C (0x3C)	EECR	-	_	_	-	EERIE	EEMWE	EEWE	EERE	19				
0x1B (0x3B)	Reserved													
0x1A (0x3A)	Reserved													
0x19 (0x39)	Reserved													
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	65				
0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	65				
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	65				
0x15 (0x35)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65				
0x14 (0x34)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65				
0x13 (0x33)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65				
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65				
0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65				
0x10 (0x30)	PIND	PIND7	PIN D6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	66				
0x0F (0x2F)	SPDR				SPI Dat	a Register				135				
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	134				
0x0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	133				
0x0C (0x2C)	UDR				USART I/O	Data Register				156				
0x0B (0x2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	157				
0x0A (0x2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	158				
0x09 (0x29)	UBRRL				USART Baud Ra	te Register Low b	yte			160				
0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	196				
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	208				
0x06 (0x26)	ADCSRA	ADEN	ADPS0	209										
0x05 (0x25)	ADCH				ADC Data Re	gister High byte				210				
0x04 (0x24)	ADCL				ADC Data Re	gister Low byte				210				
0x03 (0x23)	TWDR			Т	wo-wire Serial Int	erface Data Regi	ster			193				
0x02 (0x22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	194				
0x01 (0x21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	193				
0x00 (0x20)	TWBR			Tw	o-wire Serial Inte	rface Bit Rate Re	gister			191				

egiste	r Sumn	nary													
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page					
(\$FF)	Reserved	-	-	-	-	_	-	-	-						
 (\$9E)	Reserved	-	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		Page	
(\$9D)	UCSR1C	-	(\$61)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDFC)	88	
(\$9C)	UDR1		(\$60)	Reserved	-	-	-	-	-	-	-	-			
(\$9B)	UCSR1A	RXC1	\$3F (\$5F)	SREG	1	т	н	S	v	N	z	С		10	
(\$9A)	UCSR1B	RXCIE1	\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8		13	
(\$99)	UBRR1L	-	\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2 VDIV2	SP1	SP0	<u> </u>	13	
(\$97)	Reserved	_	\$30 (\$50)	BAMPZ	-	-	-	-	-	-	-	BAMPZ	20	13	
(\$96)	Reserved	-	\$3A (\$5A)	EICRB	ISC71	ISC70	ISO61	ISO60	ISC51	ISC50	ISC41	ISC40)	90	
(\$95)	UCSROC	-	\$39 (\$59)	EIMSK	INT7	INT6	IN T5	IN T4	INT3	INT2	INT1	INTO		91	
(\$94)	Reserved	-	\$38 (\$58)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTE	INTF1	INTEG)	91	
(\$93)	Reserved	-	\$37 (\$57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1/	OCIE1B	TOIE1	OCIE0	TOIE) 1	08, 138, 158	
(\$92)	Reserved	-	\$36 (\$56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOVI	OCF0	TOVO	1	08, 140, 159	
(\$90)	LIBBBOH	-	\$35 (\$55)	MCUCH	SHE	SHW10	SE	SMI	MDBE	SM2	EVTRE	IVCE		30, 44, 63	
(\$8F)	Reserved	_	\$33 (\$53)	TCCBO	FOCO	WGM00	COM01	COMO	WGM01	CS02	CS01	CS00		10.3	
(\$8E)	Reserved	-	\$32 (\$52)	TCNTO				Time	r/Counter0 (8 Bit)					105	
(\$8D)	Reserved	-	\$31 (\$51)	OC R0				Timer/Counter	Output Compare	Register				105	
(\$8C)	TCCR3C	FOC3A	\$30 (\$50)	ASSR	-	ASO TCNOUB OCROUB TCROUB						в	106		
(\$8B)	TCCR3A	COM3A1	\$2F (\$4F)	TCCR1 A	COM1A	1 COM1A0	COM1B	COM1B	COM1C1	COM1C0	WGM11	WGM1	0	132	
(\$8A)	TCCR3B	ICNC3	\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10		135	
(\$89)	TONTSH		\$2D (\$4D)	TCNTTH				Timer/Counter1 -	Counter Register	High Byte				137	
(\$87)	OCR3AH		\$2C (\$4C) \$2B (\$4B)	OCB1AH			Time	r/Counter1 – Out	ut Compare Beni	ter A High Byte				137	
(\$86)	OCR3AL		\$2A (\$4A)	OCR1AL	. Timer/Counter1 – Output Compare Register A high Byte						gister A High Byte agister A Low Byte				
(\$85)	OCR3BH		\$29 (\$49)	OCR1BH	Timer/Counter1 – Output Compare Register & High Byte									137	
(\$84)	OC R3BL		\$28 (\$48)	OCR1BL	Timer/Counter1 – Output Compare Register B Low Byte									137	
(\$83)	OCR3CH		\$27 (\$47)	ICR1H		Timer/Counter1 – Input Capture Register High Byte								138	
(\$82)	OCR3CL		\$26 (\$46)	ICR1L	Timer/Counter1 – Input Capture Register Low Byte								138		
(\$90)	ICB3		\$25 (\$45)	TCCH2	F0C2 WGM20 C0M21 C0M20 WGM21 CS22 CS21 CS20								156		
(\$7F)	Reserved	-	\$23 (\$43)	OCB2				Timer/Counter	Output Compare	Begister				158	
(\$7E)	Reserved	-	\$22 (\$42)	OCDR	IDRD/OCD	R7 OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR	0	251	
(\$7D)	ETIMSK	-	\$21 (\$41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP)	55	
(\$7C)	ETIFR	-	\$20 (\$40)	SFIOR	TSM	-	-	-	ACME	PUD	PSR0	PSR32	1 72,	109, 144, 227	
(\$7B)	Reserved	-	\$1F (\$3F)	EEARH	-	-	-	-		EEPROMA	ddress Register I	High		20	
(\$7A) (\$70)	1CCH1C	FOCIA	\$1E (\$3E)	EEARL				EEPROM AC	dress Register Lo	v Byte				20	
(\$78)	OCB1CL		\$1D (\$3D)	EEDR				EEPH	OM Data Register	EEMME	EEME	EEDE		21	
(\$77)	Reserved	-	\$1B (\$3B)	POBTA	POBTA	7 POBTA6	POBTA	POBTA	PORTA3	POBTA2	POBTA1	POBLA	10	86	
(\$76)	Reserved	-	\$1A (\$3A)	DDRA	DD A7	DD A6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0		86	
(\$75)	Reserved	-	\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINAC)	86	
(\$74)	TWCR	TWINT	\$18 (\$38)	PORTB	PORTB	7 PORTB6	PORTE	5 PORTB	PORTB3	PORTB2	PORTB1	PORTE	30	86	
(\$73)	TWDR		\$17 (\$37)	DDRB	DDB7	DD B6	DDB5	DDB4	DDB3	DDB2	DDB1	DDBC)	86	
(\$72)	TWAR	TWA6	\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB)	86	
(\$70)	TWBR	14437	\$15(\$35)	PORTC	PORTO	7 PORTC6	PORTC	5 PORTC	PORTC3	PORTC2	PORTCI	PORTO	0	86	
(\$6F)	OSCCAL		\$14 (\$34)	PINC	PINC7	PINC6	PINCS	PINC4	PINC3	PINC2	PINC1	PINC	,	87	
(\$6E)	Reserved	-	\$12 (\$32)	PORTD	PORTD	7 PORTD6	PORTD	PORTD	PORTD3	PORTD2	PORTD1	PORTE	x	87	
(\$6D)	XMCRA	-	\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDDC)	87	
(\$6C)	XMCRB	XMBK	\$10 (\$30)	PIND	PIND7	PIN D6	PIN D5	PIND4	PIND3	PIND2	PIND1	PINDO)	87	
(\$6B)	Reserved	-	\$0F (\$2 F)	SPDR				SF	I Data Register					168	
(\$6A)	EICHA	ISC31	\$0E (\$2 E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2>	(168	
(\$68)	SPMCSB	SPMIE	\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPRO		166	
(\$67)	Reserved	-	\$0C (\$2C) \$0R (\$2R)	UCSROA	BXCO	TXCO	UDBEO	USARI FEO		LIPEO	11220	MPCM	0	188	
(\$66)	Reserved	-	\$0A (\$2A)	UCSROB	BXCIE	D TXCIEO	UDRIEG	BXENO	TXENO	UCSZO2	RXB80	TXBa)	189	
(\$65)	PORTG	-	\$09 (\$29)	UBRROL				USARTO E	aud Rate Register	Low				191	
(\$64)	DDRG	-	\$08 (\$28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS)	227	
(\$63)	PING	-	\$07 (\$27)	ADMUX	REFS	REFSO	ADLAR	MUX4	MUX3	MUX2	MUX1	MUXC)	242	
(\$62)	PORTF	PORTF7	\$06 (\$26)	ADCSRA	ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2	ADPS1	ADPS	0	244	
			\$05 (\$25)	ADCH				ADC Dat	a Register High B	te				245	
			\$04 (\$24)	PORTE	POL			ADC Da	a negister Low By	te				245	
			\$02 (\$22)	DDRE		Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
			(quest)	20m		901 (92.1)	DINE	DINET	PINES	DINES	DINE4	DINES	DINES	DINE	
						\$00 (\$20)	PINE	PINE7	PINEO	PINES	PINE4	PINE3	PINE2	PINE	



Bit 0

PINEO

PINFO

Page

87

88

Register Summary ATmega128

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$FF)	Reserved	-	-	-	-	_	-	-	-	
	Reserved	-	-	-	-	-	-	-	-	
(\$9E)	Reserved	-	-	-	-	-	-	-	-	
(\$9D)	UCSR1C	-	UMSEL1	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	190
(\$9C)	UDR1				USART1 I/O	Data Register				188
(\$9B)	UCSR1A	RXC1	TXC 1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	188
(\$9A)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	189
(\$99)	UBRR1L				USART1 Baud	Rate Register Lo	w			191
(\$98)	UBRR1 H	-	-	-	-		USART1 Baud F	Rate Register Hig	h	191
(\$97)	Reserved	-	-	-	-	-	-	-	-	
(\$96)	Reserved	-	-	-	-	-	-	-	-	
(\$95)	UCSROC	-	UMSELO	UPM01	UPMOO	USBS0	UCSZ01	U CSZ00	UCPOLO	190
(\$94)	Reserved	-	-	-	-	-	-	-	-	
(\$93)	Reserved	-	-	-	-	-	-	-	-	
(\$92)	Reserved	-	_	-	_	-	-	-	-	
(\$91)	Reserved	-	-	-	-	-	-	-	-	
(\$90)	UBRR0H	-	-	-	-		USART0 Baud F	Rate Register Hig	h	191
(\$8F)	Reserved	-	-	-	-	-	-	-	-	
(\$8E)	Reserved	-	-	-	-	-	-	-	-	
(\$8D)	Reserved	-	-	-	-	-	-	-	-	
(\$8C)	TCCR3C	FOC3A	FOC3B	FOC3C	_	_	_	_	_	136
(\$8B)	TCCR3A	COM3A1	COM3A0	COM3B1	СОМЗВО	COM3C1	COM3CO	WGM31	WGM30	132
(\$8A)	TCCR3B	ICNC3	ICES3	_	WGM33	WGM32	CS32	CS31	CS30	135
(\$89)	TCNT3H			Time	er/Counter3 – Cou	unter Register Hig	ah Byte			137
(\$88)	TCNT3L			Time	er/Counter3 – Co	unter Register Lo	w Byte			137
(\$87)	OCR3AH			Timer/Cou	unter3 – Output C	ompare Register	A High Byte			137
(\$86)	OCR3AL			Timer/Ca	unter3 - Output C	ompare Register	A Low Byte			137
(\$85)	OC R3BH			Timer/Ca	unter3 – Output C	ompare Register	B High Byte			138
(\$84)	OC R3BL			Timer/Co	unter3 - Output C	ompare Register	B Low Byte			138
(\$83)	OCR3CH			Timer/Cou	unter3 – Output C	ompare Register	C High Byte			138
(\$82)	OCR3CL			Timer/Cou	unter3 – Output C	ompare Register	C Low Byte			138
(\$81)	ICR3H			Timer/C	Counter3 - Input (Capture Register	High Byte			138
(\$80)	ICR3L			Timer/0	Counter3 - Input (Capture Register	Low Byte			138
(\$7F)	Reserved	-	-	-	-	-	-	-	-	
(\$7E)	Reserved	-	-	-	-	-	-	-	-	
(\$7D)	ETIMSK	-	-	TICIE3	OCIE3A	OCIE3B	TOIE3	OCIE3C	OCIE1C	139
(\$7C)	ETIFR	-	-	ICF3	OCF3A	OCF3B	TOV3	OCF3C	OCF1C	140
(\$7B)	Reserved	-	-	-	-	-	-	-	-	
(\$7A)	TCCR1C	FOC1A	FOC1B	FOC1C	-	-	-	-	-	136 27
(4										<u> </u>

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$61)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	88
(\$60)	Reserved	_	-	-	-	_	_	_	-	
\$3F (\$5F)	SREG	1	т	н	S	v	N	Z	С	10
\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	13
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	13
\$3C (\$5C)	XDIV	XDIVEN	XDIV6	XDIV5	XDIV4	XDIV3	XDIV2	XDIV1	XDIV0	36
\$3B (\$5B)	RAMPZ	-	-	-	-	-	-	-	RAMPZ0	13
\$3A (\$5A)	EICRB	ISC71	ISC70	ISO61	ISO60	ISC51	ISC50	ISC41	ISC40	90
\$39 (\$59)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INTO	91
\$38 (\$58)	EIFR	INTE7	INTF6	INTF5	INTF4	INTF3	INTE	INTE1	INTFO	91
\$37 (\$57)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	108, 138, 158
\$36 (\$56)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOVI	OCF0	TOV0	108, 140, 159
\$35 (\$55)	MCUCR	SRE	SRW10	SE	SM1	SMO	SM2	IVSEL	IVCE	30, 44, 63
\$34 (\$54)	MCUCSR	JTD	-	-	JTRF	WDRF	BORF	EXTRF	PORF	53, 254
\$33 (\$53)	TCCR0	FOCO	WGM00	COM01	COMOO	WGM01	CS02	CS01	CS00	103
\$32 (\$52)	TCNTO		Timer/Counter0 (8 Bit)					105		
\$31 (\$51)	OC R0	Timer/Counter0 Output Compare Register					105			
\$30 (\$50)	ASSR	-	-	-	-	AS0	TCN0UB	OCR0UB	TCR0UB	106
\$2F (\$4F)	TCCR1 A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	132
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	135
\$2D (\$4D)	TCNT1H	Timer/Counter1 – Counter Register High Byte					137			
\$2C (\$4C)	TCNT1L	Timer/Counter1 – Counter Register Low Byte					137			
\$2B (\$4B)	OCR1AH	Timer/Counter1 – Output Compare Register A High Byte					137			
\$2A (\$4A)	OCR1AL	Timer/Counter1 - Output Compare Register A Low Byte					137			
\$29 (\$49)	OCR1BH	Timer/Counter1 – Output Compare Register B High Byte					137			
\$28 (\$48)	OCR1BL	Timer/Counter1 – Output Compare Register B Low Byte					137			
\$27 (\$47)	ICR1H	Timer/Counter1 – Input Capture Register High Byte					138			
\$26 (\$46)	ICR1L	Timer/Counter1 – Input Capture Register Low Byte					138			
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	156
\$24 (\$44)	TCNT2	Timer/Counter2 (8 Bit)					158			
\$23 (\$43)	OC R2	Timer/Counter2 Output Compare Register					158			
\$22 (\$42)	OCDR	IDRD/OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	251
\$21 (\$41)	WDTCR	-	-	-	WDCE	WDE	WDP2	WDP1	WDP0	55
\$20 (\$40)	SFIOR	TSM	-	-	-	ACME	PUD	PSR0	PSR321	72, 109, 144, 227
\$1F (\$3F)	EEARH	-	-	-	-		EEPROMAddr	ess Register High		20
\$1E (\$3E)	EEARL	EEPROM Address Register Low Byte				20				
\$1D (\$3D)	EEDR	EEPROM Data Register				21				
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	21
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	86
\$1A (\$3A)	DDRA	DD A7	DD A6	DDA5	DDA4	DDA3	DDA2	DDA1	DD A0	86
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINAO	86



Exceptions to keep you awake

For technical reasons^{*}, I/O register access differs

- Bit operations for some GPIO and communication
- In/out for the most common registers
- All memory access

* 16/32 bit instruction coding



I/O Register Access

- IN/OUT
 - only registers \$00-3F (PINF-SREG)

	Syntax:
(i)	IN Rd,A

Operands: $0 \le d \le 31, 0 \le A \le 63$

16-bit Opcode:

1011	0AAd	dddd	AAAA
------	------	------	------



7

I/O Register Access

- CBI/SBI, SBIC/SBIS
 - only registers \$00-\$1F (PINF-EEARH)

	Syntax:	Operands:
(i)	CBI A,b	$0\leq A\leq 31,0\leq b\leq$

16-bit Opcode:

1001	1000	AAAA	Abbb
------	------	------	------

I/O Register Access

• LD/ST, LDD/STD, LDS/ST\$

- Whole data space
 - Register File
 - I/O memory
 - internal SRAM
 - external SRAM

(i) Syntax:



 $0\leq d\leq 31,\,0\leq k\leq 65535$

32-bit Opcode:

1001	000d	dddd	0000
kkkk	kkkk	kkkk	kkkk

Beware

CBI MCUCR, SE

• CBI operates only \$00-\$1F, MCUCR is \$35 (\$55)

IN r16, PORTG

- IN operates only I/O space \$00-\$3F, PORTG is in Extended I/O space (\$65)
- LDS r0, OSCCAL
 - LDS loads only r16-r31
- LDS r20, PORTD \neq IN r20, PORTD
- LDS r20, TCNT0 = IN r20, PORTD
 - LDS operates the whole Data space, IN operates I/O space with different addresses m128def.inc: .equ PORTD = 0x12

 ^{\$13 (\$33)} ^{\$10 (\$12 (\$32)} ^{\$10 (\$12 (\$32)})</sup>

(+ca) ++a

חסחח

ICCHU

TCNT0

0000