

USART

ATmega128



Universal Synchronous and Asynchronous serial Receiver and Transmitter



- 2 independent
- full duplex
- synchronous or asynchronous
- synchronous master/slave
- 5,6,7,8,9 data bits + 1,2 stop bits
- even/odd parity, parity check v HW
- Interrupts: TX complete, TX DRE, RX complete

Figure 79. USART Block Diagram





Figure 80. Clock Generation Logic, Block Diagram



Clock Mode

- normal asynchronous
- double asynchronous
- master synchronous
- slave synchronous
- Control registers:
 - USCRB:UMSEL ... synchronous / asynchronous
 - UCSRA:U2X ... normal / double
 - DDR_XCK ... synchronous master / slave
 - DDRE:2, DDRD:5



Baud Rate control

- USART Baud Rate Register (UBRR)

Table 52. Equations for Calculating Baud Rate Register Setting

Operating Mode	Equation for Calculating Baud Rate ⁽¹⁾	Equation for Calculating UBRR Value
Asynchronous Normal mode (U2X = 0)	$BAUD = \frac{f_{OSC}}{16(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{16BAUD} - 1$
Asynchronous Double Speed Mode (U2X = 1)	$BAUD = \frac{f_{OSC}}{8(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master Mode	$BAUD = \frac{f_{OSC}}{2(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{2BAUD} - 1$

(Slave – clock is external from master)



Baud Rate register value example


f _{osc} = 16 MHz	U2X = 0		U2X = 1	
	UBRR	Error	UBRR	Error
2 400	416	-0.1%	832	0.0%
4 800	207	0.2%	416	-0.1%
9 600	103	0.2%	207	0.2%
14 400	68	0.6%	138	-0.1%
19 200	51	0.2%	103	0.2%
28 800	34	-0.8%	68	0.6%
38 400	25	0.2%	51	0.2%
57 600	16	2.1%	34	-0.8%
76 800	12	0.2%	25	0.2%
115 200	8	-3.5%	16	2.1%
230 400	3	8.5%	8	-3.5%
250 000	3	0.0%	7	0.0%
500 000	1	0.0%	3	0.0%
1 000 000	0	0.0%	1	0.0%

Baud Rate register value example

f _{osc} = 1 MHz	U2X = 0		U2X = 1	
	UBRR	Error	UBRR	Error
2 400	25	0.2%	51	0.2%
4 800	12	0.2%	25	0.2%
9 600	6	-7.0%	12	0.2%
14 400	3	8.5%	8	-3.5%
19 200	2	8.5%	6	-7.0%
28 800	1	8.5%	3	8.5%
38 400	1	-18.6%	2	8.5%
57 600	0	8.5%	1	8.5%
76 800	-	-	1	-18.6%
115 200	-	-	0	8.5%
230 400	-	-	-	-
250 000	-	-	-	-
500 000	-	-	-	-
1 000 000	-	-	-	-

Frames

- 1 start bit
- 5-9 data bits (UCSRC:UCSZ2:0)
- no/odd/even parity (UCSRC:UPM1:0)
- 1-2 stop bits (UCSRB:USBS)



USARTn Control and Status Register A

UCSRnA ₇	6	5	4	3	2	1	0
RXCn	TXCn	UDREN	FEn	DORn	PEn	U2Xn	MPCMn
R	R/W	R	R	R	R	R/W	R/W
0	0	1	0	0	0	0	0

- RXCn USART Receive Complete
- TXCn USART Transmit Complete
- UDREN USART Data Register Empty
- FEn Frame Error
- DORn Data OverRun
- PEn Parity Error
- U2Xn USART Double Transmission Speed
- MPCMn Multi-Processor Communication Mode

USARTn Control and Status Register B

UCSRnB ₇	6	5	4	3	2	1	0
RXCIE _n	TXCIE _n	UDRIE _n	RXEN _n	TXEN _n	UCSZn2	RXB8 _n	TXB8 _n
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
0	0	0	0	0	0	0	0

- RXCIE_n RX Complete Interrupt Enable
- TXCIE_n TX Complete Interrupt Enable
- UDRIE_n Data Register Empty Interrupt Enable
- RXEN_n Receiver Enable
- TXEN_n Transmitter Enable
- UCSZn2 Character Size
- RXB8_n Receive Data Bit 8
- TXB8_n Transmit Data Bit 8

USARTn Control and Status Register C

UCSRnC ₇	6	5	4	3	2	1	0
-	UMSEL _n	UPMn1	UPMn0	USBS _n	UCSZn1	UCSZn0	UCPOL _n
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	1	1	0

- UMSEL_n USART Mode Select
- UPMn1:0 Parity Mode
- USBS_n Stop Bit Select
- UCSZn1:0 Character Size
- UCPOL_n Clock Parity

UBRRnH, UBRRnL



UBRRnH ₇	6	5	4	3	2	1	0
-	-	-	-	UBRRn11:8			
R	R	R	R	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

UBRRnL ₇	6	5	4	3	2	1	0
UBRRnL7:0							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

UBRR11:0 USART Baud Rate Register

USARTn I/O Data Register



UDRn	7	6	5	4	3	2	1	0
RXBn7:0 / TXBn7:0								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0

Inicialization



- mode
- baud rate
- frame format
- interrupt
- enable